

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/960,501	09/24/2001	Makoto Kakegawa	826.1753	7247	
21171 75	590 02/27/20ri3				
STAAS & HALSEY LLP 700 LITH STREET, NW SUITE 500			EXAMINER		
			LIN, SUN J		
WASHINGTON, DC 20001			ART UNIT	PAPER NUMBER	
•			2825		
			DATE MAILED: 02/27/2003	DATE MAILED: 02/27/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/960,501	KAKEGAWA, MAKOTO			
		Examiner	Art Unit			
		Sun J Lin	2825			
The MAILING DATE of this communication appears on the cover sheet with the correspond nce address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status 1)□	Responsive to communication(s) filed on					
2a)□	·	—· iis action is non-final.				
3) 🗌	Since this application is in condition for allowa	ance except for formal mat	ters, prosecution as to the merits is			
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4)⊠ Claim(s) <u>1-65</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-6,8-10,12-14,16-22,24-26,28-30,32-38,40-42,44-46,48-54,56-58,60-62,64 and 65</u> is/are rejected.						
7)⊠ Claim(s) <u>7,11,15,23,27,31,39,43,47,55,59 and 63</u> is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement. Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>24 September 2001</u> is/are: a)⊠ accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)□ Some * c)□ None of:						
	1. Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language provisional application has been received. 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
2) Notice	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) 2	5) Notice of I	Summary (PTO-413) Paper No(s) nformal Patent Application (PTO-152)			
LLS Patent and T	rodomad: Office					

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 09/960,501 filed on 09/24/2001. Claims 1 – 65 remain pending in the application.

Claim Rejections - 35 USC § 102

- 2. The following is a quotation of 35 U.S.C. 102(b) which forms the basis for all obviousness rejections set forth in this Office action:
 - (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 4, 6, 17, 20, 22, 33, 36, 38, 49, 52, 54 and 65 are rejected under 35 U.S.C. 102(b) as being unpatentable over U.S. Patent No. 5,375,069 to <u>Satoh et al.</u>
- 4. As to Claim 1, Satoh et al. show in Fig. 1 and teach the following subject matters:
 - A <u>logic file 3</u> (i.e., logical circuit storage unit) for storing a logical circuit [Fig. 1; col. 5, line 53 55];
 - An <u>automatic wiring system 2</u> (i.e., transmission line circuit generation unit) for generating a <u>wiring route</u> (i.e., transmission line circuit) based on the logical circuit stored in the <u>logic file 3</u> (logical circuit storage unit) [Fig. 1; col. 5, line 66 col. 6, line 1]; and
 - A <u>wiring result file 6</u> (i.e., transmission line circuit storage unit) for storing the <u>wiring route</u> (transmission lines circuit) generated by the <u>automatic wiring</u> system 2 (transmission line circuit generation unit) [Fig. 1].

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

5. As to Claims 17, 33 and 49, reasons are included in [Response A] given above. It is inherent that <u>logic file 3</u> is a storage of a <u>logical circuit database</u>; <u>wiring result file 6</u> is a storage of a <u>transmission line circuit database</u>.

Art Unit: 2825

6. As to Claim 65, reasons are included in [Response A] given above.

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- (1). Determining the scope and contents of the prior art.
- (2). Ascertaining the differences between the prior art and the claims at issue.
- (3). Resolving the level of ordinary skill in the pertinent art.
- (4). Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 8. Claim 2, 3, 8 10, 12 14, 16, 18, 19, 24 26, 28 30, 32, 34, 35, 40, 42, 44, 46, 48, 50, 51, 56, 58, 60, 62 and 64 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,046,017 to <u>Yuyama et al.</u> in view of U.S. Patent No. 5,375,069 to <u>Satoh et al.</u>
- 9. As to Claim 2, <u>Yuyama et al</u>. show in Fig. 3 and teach the following subject matters:
 - Step S1 <u>Design for Circuit of Cells</u>;
 - Step S2 <u>Design for Cells Layout</u>;
 - Step S3 <u>Drawing Rough Wiring</u>;
 - Step S4 <u>Estimate of Characteristic</u>;
 - Step S5 <u>Attain to Target Characteristic?</u> (i.e., Judgement Step);
 - If result of <u>Judgment Step S5</u> is <u>negative</u> (i.e., "<u>NO</u>"), perform <u>redoing of</u> <u>design for cells (S1)</u>, <u>alternation of cells layout (S2)</u> <u>or alternation of rough</u> wiring routes (S3) [col. 3, line 52 63].

Art Unit: 2825

Yuyama et al. teach that the <u>cell</u> may be a unit <u>circuit</u> such as <u>inverter</u>, <u>AND</u> or OR - [col. 2, line 42 - 43]. It is inherent that the <u>circuit of cell</u> is a <u>logical circuit</u>.

Yuyama et al. teach that the <u>rough wiring</u> is a <u>supposed wiring pattern</u> based on a <u>designated rough route</u> – [abstract; col. 2, line 4 – 6]. The <u>supposed shapes of wirings</u> (rough wiring) may not satisfy all of required <u>electrical and physical conditions</u>, including layout rules, in a semiconductor integrated circuit – [col. 3, line 14 – 17]. In other words, the wiring routes among cells are only supposed before meeting target electrical and physical characteristic – [col. 3, line 18 – 19]

It is inherent that the <u>supposed wiring pattern</u> is a <u>tentative transmission line</u> <u>circuit</u> of the <u>logical circuit</u> under study. <u>Alternation of rough wiring routes (S3)</u> is to <u>edit the transmission line circuit</u>. After the transmission line circuit is alternated/edited, if the result of <u>Judgement Step S5</u> is still "<u>NO</u>", <u>redoing of design for cells (S1)</u> is performed to <u>modify the logical circuit</u> – [col. 3, line 52 – 63].

It is inherent that the <u>Alternation of rough wiring routes (S3)</u> is performed by a <u>transmission line circuit editing unit</u> based on the old transmission line circuit stored in a storage unit (e.g., wiring result file). It is also inherent that the <u>redoing of design for cells (S1)</u> is performed by a <u>logical circuit modification unit</u> based on the transmission line circuit edited by the <u>transmission line circuit editing unit</u>.

Yuyama et al. do not teach a method of using a <u>logical circuit storage unit</u> and <u>transmission line storage unit</u> in designing a logical circuit. But <u>Satoh et al.</u> show in Fig. 1 and teach this method as explained in [Response A] given above. <u>Satoh et al.</u> teach utilizing a <u>logic file 3</u> (i.e., <u>logical circuit storage unit</u>) and a <u>wiring result file 6</u> (i.e., <u>transmission line storage unit</u>) in use of an <u>automatic wiring system</u> – [col. 5, line 66 – col. 6, line 2]. It is inherent that these two units are essential in efficiently managing storage and retrieval of data in processing of wiring routes in design a logical circuit.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have used the teachings of <u>Satoh et al.</u> by using a <u>logic file 3</u> (<u>logical circuit storage unit</u>) and a <u>wiring result file 6</u> (<u>transmission line</u> <u>storage unit</u>) in an <u>automatic wiring system</u> in order to efficiently managing storage and retrieval of data in processing of wiring routes in design a logical circuit.

Art Unit: 2825

For reference purposes, the explanations given above in response to Claim 2 are called [Response B] hereinafter.

- 10. As to Claims 18, 34 and 50, reasons are included in [Response B] given above.
- 11. As to Claim 3, reasons are included in [Response A] and [Response B] given above. For reference purposes, the explanations given above in response to Claim 3 are called [Response C] hereinafter.
- 12. As to Claims 19, 35 and 51, reasons are included in [Response C] given above.
- 13. As to Claims 4 and 8, <u>Satoh et al.</u> show in Fig. 1 and teach the following subject matters:
 - A <u>logic diagram</u> (i.e., topology designation table) in <u>logic file 3</u> storing topology information indicating a <u>logical wiring data</u> (i.e., type of connection) between gates (i.e., active components) composing a logical circuit, and
 - <u>Automatic wiring system 2</u> (i.e., transmission line circuit generation unit)
 generates a wiring route (transmission line circuit) based on the <u>logic wiring</u>
 <u>data</u> (topology information) stored in the <u>logic diagram</u> (topology designation table).

For reference purposes, the explanations given above in response to Claims 4 and 8 are called [Response D] hereinafter.

- 14. As to Claims 20, 24, 36, 40, 52 and 56, reasons are included in [Response D] given above.
- 15. As to Claims 28, 44 and 60 reasons are included in [Response B] given above.
- 16. As to Claims 32, 48 and 64, due to reasons given in [Response B] and according to Fig. 3 of *Yuyama* et al., the following subject matters are inherent:
 - Processing of S1 S5 is a repeatable loop, which can be repeated many times dependent upon the result of <u>Judgment Step S5</u>;

Art Unit: 2825

- If result of <u>Judgment Step S5</u> is <u>negative</u> (i.e., "<u>NO</u>"), perform <u>redoing of</u>
 <u>design for cells (S1)</u>, <u>alternation of cells layout (S2)</u> <u>or alternation of rough</u>
 <u>wiring routes (S3)</u> [col. 3, line 52 63];
- After <u>redoing S1</u>, the <u>logical circuit</u> (<u>circuit of cell</u>) is modified. It is inherent
 that the <u>modified logical circuit</u> is stored in a <u>logical circuit da</u>tabase for future
 verification;
- After the <u>wiring route</u> (transmission line circuit) is <u>alternated</u> (edited), if the result of S5 is "NO", Step S1 (<u>modified logical circuit</u>) may need to be repeated;
- → Logical circuit is modified based on a difference between a wiring route by the editing and a logical circuit stored in the logical circuit database in the modifying.

For reference purposes, the explanations given above in response to Claims 32, 48 and 64 are called [Response E] hereinafter.

- 17. As to Claims 12 and 16, reasons are included in [Response E] given above. Yuyama et al., teach that the logical circuit should satisfy all electrical and physical conditions. Therefore, the processing S1 S5 is repeated many times in order to achieve this design goal.
- 18. Claims 5, 21, 37, 41, 45, 53, 57 and 61 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,375,069 to <u>Satoh et al.</u> in view of U.S. Patent No. 5,046,017 to <u>Yuyama et al.</u>
- 19. As to Claims 5, 21, 37, 41, 45, 53, 57 and 61, <u>Satoh et al.</u> show and teach all subject matters in Claim 1 including an <u>automatic wiring system</u> (transmission line circuit generation unit). <u>Satoh et al.</u> do not teach a method of storing a <u>value</u> of a <u>passive component</u> comprising a logical circuit in a <u>value designation table</u>, and generating a <u>transmission line circuit</u> based on the value stored in the <u>value designation</u> table using the transmission line circuit generation unit (<u>automatic wiring system</u>). But

Art Unit: 2825

<u>Yuyama et al.</u> teach that a resistance value R and capacitance value C in each wiring pattern are accurately determined based on <u>measured wiring length</u> and a given <u>resistance per unit length value</u> and a given <u>capacitance per unit length value</u> of the wiring pattern – [col. 3, line 29 – 34].

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have used the teachings of <u>Yuyama et al.</u> by using a given <u>resistance per unit length value</u> and a given <u>capacitance per unit length value</u> of a wiring pattern to accurately calculate the <u>total resistance value R</u> and <u>capacitance value C</u>, which are important factors in determining timing characteristic of the wiring pattern.

It is inherent that either <u>resistance</u> or <u>capacitance</u> is <u>passive component</u>. Since <u>resistance per unit length value</u> and <u>capacitance per unit length value</u> are given. Either one of values is stored in a <u>value designation table</u>.

For reference purposes, the explanations given above in response to Claims 5, 21, 37, 41, 45, 53, 57 and 61 are called [Response F] hereinafter.

- 20. As to Claim 9, <u>Yuyama et al.</u> teach that a <u>resistance value R</u> and <u>capacitance value C</u> in each wiring pattern are accurately determined based on <u>measured wiring length</u> and a <u>given resistance per unit length value</u> and a <u>given capacitance per unit length value</u> of the wiring pattern [col. 3, line 29 34]. It is inherent that either <u>resistance</u> or <u>capacitance</u> is <u>passive component</u>. Since <u>resistance per unit length value</u> and <u>capacitance per unit length value</u> are given. Either one of values is stored in a <u>value designation table</u>.
- 21. As to Claims 13 and 29, reasons are included in [Response E] given above. It is inherent that, <u>after alternating/editing</u>, the length of the <u>wiring pattern</u> (transmission line circuit) is changed. The logical circuit is changed due to modification of previous resistance and capacitance value of the wiring pattern stored in the logical circuit storage unit.

Art Unit: 2825

- 22. As to Claim 21, reasons are included in [Response F] given above.
- 23. As to Claims 25, <u>Yuyama et al.</u> teach that a <u>resistance value R</u> and <u>capacitance value C</u> in each wiring pattern are accurately determined based on <u>measured wiring length</u> and a <u>given resistance per unit length value</u> and a <u>given capacitance per unit length value</u> of the wiring pattern [col. 3, line 29 34]. It is inherent that either <u>resistance</u> or <u>capacitance</u> is <u>passive component</u>. Since <u>resistance per unit length value</u> and <u>capacitance per unit length value</u> are given. Either one of values is stored in a value designation table.
- 24. As to Claims 6, 10, 22, 26, 38, 42, 54 and 58, it is inherent that a inductor, which is a key unit of a *EMI filter*, is used to choke out *undesired AC signals* to/from a *logical circuit*, which is basically a *DC circuit unit*. To achieve this goal, it is inherent that *sufficient inductance* is required on each *transmission line* connecting to *input*, *output*, *power source* (V_{DD}) and *ground* (V_{SS}) of a logical circuit unit. Although part of inductance can be provided by the metal pattern of transmission line, it is usually not sufficient. Therefore, installing an *appropriate inductor unit* on the transmission line to compensate the deficiency is necessary. The *inductor unit* is a *passive component*. For easy retrieval, it is inherent that the (*inductance*) *addition information* of the *inductor unit* is stored in an *addition designation table*, which is a *database*, for use in designing transmission logical circuit by the transmission line circuit generation unit.

For reference purposes, the explanations given above in response to Claims 6, 10, 22, 26, 38, 42, 54 and 58 are called [Response G] hereinafter.

As to Claims 14, 30, 46 and 62 reasons are included in [Response G] given above. Notice that the <u>inductance addition information</u> included in the <u>addition designation table</u> may be inappropriate. Therefore, it is inherent that the <u>inductance addition information</u> should be modified to an appropriate value in order to meet real requirement.

Art Unit: 2825

Allowable Subject Matter

26. Claims 7, 11, 15, 23, 27, 31, 39, 43, 47, 55, 59 and 63 are objected to as being dependent upon a rejected base claim, but they would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Those claims are allowed is because that the prior art does not teach or suggest a logical circuit designing device comprising:

• An <u>deletion designation table</u> storing <u>deletion information</u> of a <u>passive</u> <u>component</u> composing a logic circuit, and wherein the <u>transmission line circuit</u> <u>generation unit</u> generates a transmission line circuit by <u>deleting the passive</u> <u>component</u> based on the <u>passive component deletion information</u> stored in the <u>deletion designation table</u>.

Conclusion

27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J. Lin whose telephone number is (703) 308-4916. The examiner can normally be reached on Monday-Friday (9:00AM-6:00PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (703) 308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Sun James Lin Art Unit 2825 February 20, 2003

VUTHE SIEK
WAREY EXAMINER